Two-dimensional hole gases

Combo

In recent years silicon, the workhorse of transistor based industry, has made a dra-
matic comeback as a host material for spin qubits, both for electrons and nuclei. The
favourable properties of group IV elements towards spin-qubits have lead scientists to start investigating qubits in SiGe nanostructures. To overcome the limits of quantum
control and decoherence acting on the qubits, error correction schemes have been devised that rely on a so called surface code architecture: a 2d array of qubits with nearest neighbour interaction [1]. This can be realized by localizing spins in quantum dots as suggested by Loss and DiVincenzo [2]. The spin confinement is achieved due to the band offset of the semiconductor heterostructure, creating a quantum well, and the electric fields created by the gates on top of the heterostructure. Great success has been achieved for electrons in two-dimensional electron gases (2DEGs) and a set of universal quantum gates has already been demonstrated in 2014 [3,4]. These systems rely on a microwave antenna to provide an alternating magnetic field for qubit manipulation, which allows only slow operations to be performed.

Holes, especially in germanium, offer the advantage of having a large spin-orbit interaction (SOI) which allows all electrical manipulation of the spin, greatly enhancing the operation speed and reducing the fabrication demands. Moreover, effective
masses comparable to GaAs further relax the fabrication constraints faced by the Si community [5] . Furthermore, recent experiments have shown that mobilities in Ge quantum wells can easily exceed 106 cm2/Vs [6].
In our group we investigate qubits and superconductor-semiconductor hybrid devices in SiGe/Ge heterostructures where holes are confined in a two-dimensional hole gas (2DHG). Figure (a) displays a sketch of such a heterostructure where a thin layer, typically 20 nm, is embedded between two layers of SiGe. The top SiGe layer is between 20 and 40 nm thick and covered by SiO2. The metallic top gates are deposited on top of this oxide layer. Figure (b) shows an SEM picture of a typical gate structure.

References
[1] A. G. Fowler, M. Mariantoni, J. M. Martinis, and A. N. Cleland. Surface codes:
Towards practical large-scale quantum computation. Physical Review A, 86(3):2324,
sep 2012.
[2] D. Loss and D. P. DiVincenzo. Quantum computation with quantum dots. Physical
Review A, 57(1):120-126, jan 1998.
[3] M. Veldhorst, J. C. C. Hwang, C. H. Yang, A. W. Leenstra, B. de Ronde, J. P.
Dehollain, J. T. Muhonen, F. E. Hudson, K. M. Itoh, A. Morello, and A. S. Dzu-
rak. An addressable quantum dot qubit with fault-tolerant control-fidelity. Nature
Nanotechnology, 9(12):981-985, oct 2014.
[4] M. Veldhorst, C. H. Yang, J. C. C. Hwang, W. Huang, J. P. Dehollain, J. T. Muhonen,
S. Simmons, A. Laucht, F. E. Hudson, K. M. Itoh, A. Morello, and A. S. Dzurak. A
two-qubit logic gate in silicon. Nature, 526(7573):410-414, oct 2015.
[5] O. A. Mironov, N. d’Ambrumenil, A. Dobbie, D. R. Leadley, A. V. Suslov, and
E. Green. Fractional quantum hall states in a ge quantum well. Physical Review
Letters, 116(17):6802, apr 2016.
[6] O. A. Mironov, A. H. A. Hassan, M. Uhlarz, S. Kiatgamolchai, A. Dobbie, R. J. H.
Morris, J. E. Halpin, S. D. Rhead, P. Allred, M. Myronov, S. Gabani, I. B. Berkutov,
and D. R. Leadley. New RP-CVD grown ultra-high performance selectively b-doped
pure-ge 20 nm QWs on (100)si as basis material for post-si CMOS technology. physica
status solidi (c), 11(1):61-64, dec 2013.

Advertisements